

ANSWER KEYII YEAR HIGHER SECONDARY EXAMINATION, March 2022PART-I/II/IIISUBJECT: Computer Information TechnologyCODE NO: ~~SY 555~~ SY 55VERSION: P60 SCORES2 HOURS

Qn. No	Sub Qns	Answer Key/Value Points	Score	Total Score
1		(e) Input device.	1	1
2.		(cc) both RAM & ROM.	1	1
3		(cc) Central Processing unit	1	1
4.		(iv) Bus	1	1
5.		(e) Database Management System	1	1
6		(w) switch	1	1
7.		(w) Inheritance.	1	1
8.		(e) class	1	1
9.		(iv) overloading	1	1
10.		(cc) Platform independent	1	1
11		(cc) FileStream	1	1
12.		(iv) %	1	1
13.		(iv) scanner	1	1
14.		Definition / full form. Banking Industry	1	1
15.		Definition Any no registers (MAR, MBR, MDR, Accumulator, PC, Instruction register, I/O register etc).	1	2
16.	(2)	Definition	1	2
	(cc)	Definition	1	
17		full form / Definition use.	1	2
			1	2.

Qn. No	Sub Qns	Answer Key/Value Points	Score	Total Score
18.		Definition	2	2
19.		Definition / use	2	2
20.		Definition.	2	2.
21.		Definition, examples of of of e	1+1+1	3.
22.	(a)	Definition	1	
	(i)	Differences (Different levels).	2	3.
23.	(a)	Definition.	1	
	(b) (i)	inter original motherboard.	1	
	(ii)	Network Interface Card	1	3
24.		(rem == 0) ? cout << "even" : cout << "odd";	3	3
25.	(a)	Definition	1	
	(ii)	Object Oriented Programming Paradigm (oop)	1	
		Procedure Oriented Programming Paradigm (pop)	1	3
26.	(a)	Definition	1	
	(ii)	Definition	1	
	(iii)	Definition	1	3
27.	a	ios::in — open for reading ios::out — open for writing only. ios::app — append to end of file.	1 1 1	3
28.		Impact printers & non-impact printers dot matrix printers, thermal printers, inkjet dye sub printers (any one)   Laser (any one)	2 2	4
29.	(a)	Any two points (full form, Access properly, read only or read & write, volatility).	2.	
	(b)	i - Electrically Erasable Programmable Read Only Memory	1	
	(ii)	Inter Record Gap	1	4

Qn. No	Sub Qns	Answer Key/Value Points	Score	Total Score
30	a	Fetch, - Decode - Execute	1+1+1	
	b.	any two processors (e.g. pentium, celeron, i3, i5, i7, AMD)	1	4
(31)	a	Relational model, Network model, hierarchical model	1+1+1	
	b	(iv) Google	1	4
32)		entry controlled loop - Definition, example, exit controlled loop - Definition, example	2 2	4
33.	a)	class Box, { private:  int length, breadth; public: void getDetails(); void display(); };	2	
	b.	Definition	2	4
34.		any Sx: (Intel original motherboard, core i3 processor, 8GB RAM (DDR) Hard Disc capacity - 1TB, 1 parallel port, 2 serial port, 4 USB port, 10/100/1000 Mbps speed Network Interface Card).	6	6.
35	a	Definition, any 3 characteristics.	1+1+1+1	
	b.	Definition & Object & class	1+1	6.
36.	a.	Definition.	2	
	b	any four forms (single, multiple, multi-level, <del>h</del> hierarchical, hybrid)	4	6.